Proof-of-concept cyclic analog-to-digital converters (ADCs) have been designed and fabricated in 90-nm CMOS technology. The measurement results of an experimental prototype demonstrate the effectiveness of the proposed switched-capacitor (SC) architecture to realize a non-binary ADC based on β expansion. Different from the conventional binary ADC, a simple 1-bit/step structure for an SC multiplying digital-toanalog converter (MDAC) is proposed to present residue amplification by β (1 < β < 2). The redundancy of non-binary ADCs with radix β tolerates the non-linear conversion errors caused by the offsets of comparators, the mismatches of capacitors, and the finite DC gains of amplifiers, which are used in the MDAC. We also employed a radix value estimation algorithm to obtain an effective value of β for non-binary encoding; it can be realized by merely adding a simple conversion sequence and digital circuits. As a result, the power penalty of a high-gain wideband amplifier and the required accuracy of the circuit elements for a high-resolution ADC were largely relaxed so that the circuit design was greatly simplified. The implemented ADC achieves a measured peak signal-to-noise-and-distortionratio (SNDR) of 60.44 dB, even with an op-amp with a poor DC gain (< 50 dB) while dissipating 780 μW in analog circuits at 1.4 V and occupying an active area of 0.25 × 0.26 mm 2 .
Introduction
Mixed-signal LSIs are widely used for data communications, sensor networks, and image processing systems. Their application fields are still expanding significantly. As an interface between the analog world and the digital domain, ADCs should have the attributes of high sampling frequency, high resolution, low cost (coinciding with a small chip area), with low power consumption. CMOS technologies have been developed on the nanometer scale, which has resulted in an amazing increase in the density of LSIs. Digital circuits benefit from not only high density but also high speed and low power in finer CMOS technology. However, the geometric size of analog components is significantly more difficult to match well in a nanometer process; the restriction of the supply voltage limits the dynamic range of analog signals. Furthermore, the degradation of the device characteristics, such as the threshold-voltage mismatch of a transistor pair and the reduction of the drain output resistance r ds , decreases the accuracy of analog circuits. Because Manuscript received August 6, 2013 . Manuscript revised November 28, 2013. † The authors are with Tokyo City University, Tokyo, 158-8557 Japan.
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a) E-mail: hsan@tcu.ac.jp DOI: 10.1587/transele.E97.C.308 each of the above causes CMOS ADC linearity degeneration, robust ADC architecture against device parameter variation is desirable for not only current mixed-signal LSIs but also next-generation CMOS technology. It is well known that in the conventional binary architecture, the linearity of an ADC is very sensitive to the accuracy of analog components. Therefore, high-accuracy matched components, such as transistors, capacitors, and resistors, and high-gain wideband amplifiers are required to guarantee ADC linearity, which lead to a large chip area and high power consumption. Redundant architectures, such as a non-binary capacitor array structure for SAR ADCs, have been proposed to tolerate the conversion errors caused by incomplete settling [1] , [2] ; however, high-accuracy matched capacitors are required to guarantee the radix value with high accuracy. A 1.5-bit/stage structure for cyclic/pipeline ADCs also has been proposed to tolerate the conversion errors caused by device non-ideality [3] - [5] ; however, highgain amplifiers are still necessary to satisfy the required ADC linearity. Although digital calibration techniques have been proposed to relax the required performance of the analog elements in pipeline ADCs [6] - [8] , the algorithms and their realization circuits are still complex, and calibration time is too long to be used effectively [9] . Consequently, we have proposed a robust ADC architecture based on β expansion, which tolerates the conversion errors caused by the mismatches of capacitors, offsets of comparators and/or amplifiers, and finite gains of amplifiers [10] . Moreover, we proposed a radix value estimation algorithm to obtain the effective radix value for non-binary-to-binary encoding. In a conventional digital calibration technique, the difference between the residue output of +V ref and −V ref is measured and stored as a calibration parameter. However, in our proposed technique, the residue outputs of +V ref and −V ref are measured to calculate the effective radix value. A reliabilityenhanced non-binary ADC can be realized just by adding a simple conversion sequence with the effective radix value. As a result, the required higher DC gain of an amplifier and the area penalty of the high-accuracy circuit elements for a high-resolution ADC can be greatly relaxed.
This paper presents a proof-of-concept implementation with switched-capacitor circuits employing a cyclic nonbinary ADC architecture with a radix value estimation algorithm. The implemented ADC can achieve an SNDR of 60.44 dB using an op-amp with a DC gain of approximately 47 dB. The measured results of the implemented chip show that the above robust architecture and algorithm are effecCopyright c 2014 The Institute of Electronics, Information and Communication Engineers tive. Figure 1 shows a simplified block diagram of the proposed non-binary cyclic ADC based on β expansion. The conversion stage contains a 1-bit sub-ADC (comparator), a 1-bit digital-to-analog converter (DAC), an analog subtractor, and a multiply-by-β gain amplifier. This conversion stage resolves one bit and feeds back the residual signal to the input node for the next conversion step. The re-sampled residual is processed incrementally to realize a high-resolution conversion. The proposed ADC architecture is similar to the conventional binary cyclic ADC structure; however, a multiply-by-β (1 < β < 2) amplifier is used instead of using a gain-of-2 amplifier; simultaneously, the output of the DAC is scaled by β − 1.
Non-binary Cyclic ADC Architecture
As shown in Fig. 2 Then, the residue of the 1st, 2nd, and 3rd conversion steps is expressed as 
Equation (3) also is written as
By dividing by β 3 V FS , Eq. (4) is expressed as
Thus, for a cyclic ADC with N steps, we have
Equation (6) implies that the ratio of the analog input V in to V FS can be expressed as a digital code series of Dout
(the output codes of N-step ADC) with quantization error. At the same time, we call the following mapping equation the β expansion of an analog signal (β is a non-integer number as the radix of the ADC).
In the case of β = 2, the β expansion expressed as Eq. (7) can be simplified to a binary expansion as follows:
Then, the cyclic ADC operation is performed in a binary format. Alternatively, in the case of 1 < β < 2, the ADC operation is performed in a non-binary format. In the 1-bit/step cyclic ADC with a stage gain of two, any non-ideality such as a comparator/amplifier offset, the inter-stage gain error caused by the mismatch of capacitors and/or finite gain of an amplifier will damage the linearity of the ADC [12] . We can see that the residue is still in the allowed input range for the next conversion step, even when a comparator with an offset is used.
The second term on the right side of Eq. (6) is the residue of the last step of the conversion, and this residue is considered to be the quantization error of the ADC. In the non-binary ADC, because β < 2, we know that 1/2
N . This implies that the effective conversion resolution/step of a non-binary cyclic ADC with radix β < 2 is less than that of a binary ADC. Therefore, we see that while the non-binary cyclic ADC with the radix value of 1 < β < 2 is applied, more conversion steps are necessary to satisfy the required resolution of the binary ADC. Normally, to realize a binary ADC with N-bit resolution, the required conversion step number M of the non-binary ADC must satisfy the formula of 1/β M < 1/2 N [13] , [14] . In our implementation, the ADC operates at 20 steps/sample and outputs a 20-bit digital code for one conversion. However, we only use the 12-bit non-binary output code to satisfy the 10-bit resolution of a binary ADC when β 1.8. The redundancy of a non-binary ADC relaxed the required accuracy of analog circuit components, and the robustness of a non-binary ADC tolerates not only the offset of a comparator and/or amplifier but also the inaccurate gain of the conversion stage. Figure 3 shows the SC implementation of the conversion stage for the proposed non-binary ADC. Although a singleended configuration is shown for simplicity, the actual implementation is fully differential. Normally, the combination of a multiply-by-β amplifier and DAC is called a multiplying DAC (MDAC). The operation of a simplified multiply-by-β amplifier is illustrated in Fig. 4 . During the sampling phase shown in Fig. 4(a) , the analog input V in is sampled by the capacitors C s and C f . During the amplifying phase shown in Fig. 4(b) , C f is connected to the output of the amplifier V res , and C s is connected to the reference voltage of +V ref or −V ref , depending on the output code of sub-ADC b N . Assuming that the DC gain of the amplifier is infinite, according to the charge conservation law, the residue of the conversion stage is expressed as Here, b N = 0 or 1 and V FS = 2V ref . Actually, this multiplyby-β SC circuit is the same as the conventional multiplyby-2 MDAC in the case of C s = C f ; however, although we designed the capacitors as C s = (β − 1)C f , the residue is expressed as
Multiply-by-β Conversion Stage
Equation (10) shows that multiply-by-β amplification is realized simply only by changing the ratio of capacitors in a conventional MDAC. In our implementation, C s = 0.25 pF, and the capacitor ratio is designed as C s /C f = 5/6 to allow a simple capacitor layout design. As explained later, in our proposed ADC architecture, neither accurate matching of capacitors nor high-gain amplification is required because the uncertain stage gain of the conversion stage can be estimated. We just use this simple multiply-by-β structure to obtain the digital output code for β encoding and amplify the residue for the next conversion step.
Radix Value Estimation Algorithm
In the binary 1-bit/step cyclic ADC structure with a stage gain of two, the encoding is simple because the radix value of the output code is considered to be two. However, any non-ideality, such as comparator offset, capacitor mismatch, or a finite gain amplifier, will damage the linearity of the ADC [12] . In our proposed non-binary ADC architecture, the stage gain is less than two, and the redundancy tolerates the above non-idealities so that the ADC output can be kept linear by β-encoding the output code with Eq. (7). However, the β encoding according to Eq. (7) is impractical without a certain radix value of β. The key point of a non-binary ADC is encoding the output code with an accurate radix value to guarantee the linearity of the ADC. Theoretically, the value of β can be designed by the ratio of capacitors, but the capacitor mismatch will cause random variation in the radix value. Moreover, the finite gain of the amplifier causes stage gain degeneration. Assuming that the finite DC gain of the amplifier is A 0 , then the residue of the conversion stage can be expressed as
Here, β eff = kβ, h = k(β − 1)/(kβ − 1), and k = A 0 /(β + A 0 ). It is clear that not only capacitor mismatch but also the finite gain of an amplifier have direct influences on the value of β. However, the ADC output remains linear in the case of the β encoding with an effective stage gain of β eff . Therefore, we proposed a radix value estimation algorithm to obtain an effective radix value of β eff for non-binary encoding to satisfy the required linearity of the ADC [10] , [11] . The estimation technique can be realized simply with the utilization of redundancy in a non-binary ADC. As shown in Fig. 2(a) , while we shorten the differential input nodes of the ADC (that is, the input signal is around the analog common level), and run AD conversion after we preset the input of the DAC as 0 or 1, then we can obtain two digital codes:
which correspond to the residue signals of T1 and T2 in Fig. 2(a) 
then the solution of β for Eq. (16) is the effective radix value of the non-binary ADC. For example, T1 and T2 are converted to 5-bit digital codes as follows: 
The solution of β for Eq. (18) is β = 1.772. This result implies that an unknown value of β (as the same of radix value of the ADC) can be calculated from the above digital codes of D out−m0 and D out−m1 .
Although it is too difficult to resolve a high-order equation of β from Eq. (16) 
According to our simulation results, e(β) is the monotonic function of β in the range of 1.5 < β < 2. Therefore, when we sweep the value of β, the effective radix value of β eff can be obtained when |e(β)| is nearest to 0. As a result, the non-linear errors caused by capacitor mismatch and the finite gain of the amplifier can be resolved overall while encoding the output code as Eq. (7) with the estimated effective radix value.
Our proposed algorithm is a foreground technique to estimate the effective radix value for a non-binary cyclic ADC. It is effective for the variation of the process, voltage, and temperature when this estimation function is carried out before AD conversion. The foreground calibration is very popular for a high-resolution ADC either with an analog technique [15] or in the digital domain [7] , and both of them need an additional DC voltage in the calibration process. In our proposed effective radix value techniques, we also assumed that the analog input of a common level signal should be used; however, no additional DC voltage is required at all. When the estimation function is carried out, the differential input nodes of the ADC are shortened so that the input of the ADC is equivalent to the analog common level for the estimation process.
Circuit Implementation
The proposed cyclic ADC was designed and fabricated with a 1P9M 90-nm CMOS technology without any option for precision capacitors and low-threshold voltages. Gateboosted NMOS sampling switches were used at the input of the ADC to avoid the nonlinear effect from the switch-ON resistance [16] , whereas all the others are CMOS switches. Hence, because the proposed architecture tolerates a poor gain amplifier, the single-stage folded-cascode amplifier shown in Fig. 5 is designed for our ADC, and the simulated result of the DC gain is 47.6 dB at V dd = 1.4 V. A latched comparator without any input offset cancellation shown in Fig. 6 is used as the sub-ADC [17] . Non-overlapping clocks are used to avoid charge loss by sampling switches. A clock generator circuit and cyclic control logic circuits also are designed and implemented on the chip. The digital circuits operate at 1.2 V. Because we aim at proving the validity of the proposed architecture and radix estimation algorithm, we did not optimize the op-amp and comparator or optimize for low power consumption.
The capacitors in the MDAC were chosen as C s = 250 fF and C f = 6C s /5 = 300 fF to satisfy the required thermal noise for 10-bit resolution. To verify the robustness to capacitance mismatches with our radix estimation algorithm, we designed and fabricated two ADCs (chip A and chip B) with the same circuit elements, including amplifiers, SWs, comparators, clock generator circuits, and logic circuits, except for the layout of the capacitors in the MDAC. In chip A, the capacitors were realized using multiple unitcapacitor cells for designing the capacitor ratio as C s /C f = 5/6. A unit-capacitor cell was realized with an MIM structure for high-capacitance density in a small chip area. On the other hand, in chip B, the capacitor ratio of C s /C f = 5/6 is realized only by the simple area ratio of the two capacitors without a unit-capacitor cell. Figure 7 shows a microphoto- graph of chip A and the layout of the ADC, and Fig. 8 shows that of chip-B. The active core size of the ADC in chip A is 245 × 260 μm 2 , and the core size of the ADC in chip B is 225 × 220 μm 2 . The capacitances of C s and C f in chip B are the same as those in chip A; however, the occupied area is 1/6 that in chip A.
Experimental Results
The prototype of the proposed 10-bits ADC is fabricated with a radix value estimation mode and an operation mode. After powering on the ADC, it is first set to the foreground estimation mode. In this mode, the differential inputs of the ADC were shortened, and AD conversion was performed. In each conversion operation, the first step digital input for the switch of the MDAC (the same as the MSB of the digital output code of the ADC) was settled to +V ref and -V ref (shown in Fig. 3 ) alternately. Therefore, we can obtain two ADC output digital codes corresponding to the same analog input (analog common level), but the MSB of the ADC outputs code varies between 1 and 0 alternately as well. These two digital output codes are considered as D m0 and D m1 in Eq. (19), then we sweep the value of β from 1.800 to 1.833 (the radix value designed by the capacitor ratio of 1+C s /C f ) with a step of 1/1000 to meet the effective radix value of β eff when |e(β)| is nearest to 0. The radix value calculated according to the explained algorithm in Sect. 4 was computed with 64 averages by an off-chip computer. Certainly, the radix value estimation can be realized with logic circuits, and some overhead must be paid for the chip area and power; however, digital circuits can be shrunk significantly more than analog circuits in current technology. Figure 9 shows the value of e(β) calculated with the results of chip A according to Eq. (19) while we swept the value of β. The zero crossing point of e(β) was searched for, which resulted in the effective β of ADC in chip A as β effA = 1.8131.
In the operation mode, the output of the ADC was encoded according to Eq. (7) with the above estimated β effA corresponding to analog inputs. Figure 10 shows the measured output power spectrum of the ADC in chip A with the above effective value of β. The peak SNDR was 60.44 dB while a sinusoid differential input of 30.2 kHz with 0.9 Vpp was sampled at 1 MS/s with a power consumption of 780 μW. The second-order harmonic distortion was produced by the layout mismatch between the differential analog input pair.
To verify the effectiveness of the proposed radix value technique, we also calculated the SNDR with the same output codes of chip A while we swept the value of β. The results of the study of SNDR vs. β are shown in Fig. 11 . We see that a maximum SNDR = 60.44 dB was achieved when β was 1.8130, and we call this optimum value β optA = 1.8130. From the above comparison, we see that the effective β (β effA = 1.8131) estimation accuracy was less then 0.006% with our proposed technique. Figure 12 shows the measured output power spectrum for the same output codes of a sinusoidal input with optimum β of chip A. We find that the SNDR is the same as the measured SNDR of 60.44 dB.
We also measured chip B with the same method as that for chip A. Figure 13 shows e(β) calculated with the results of chip B according to Eq. (19) while we swept the value of β. Then, we found that the effective value of β of the ADC in chip B was β effB = 1.8133. Figure 14 shows the measured output power spectrum of the ADC in chip B with β effB = 1.8133; we see that a peak SNDR of 60.39 dB is achieved. Here, the third-order harmonic distortion was produced by the non-linearity of the operational amplifier, and the second-order and fourth-order harmonic distortions were produced by the mismatch between the differential analog input pair as mentioned before. From the previous measurement results, we confirmed that the resolution of chip B was almost the same as chip A, even though small-area capacitors with greater mismatches were used. The performance of the proposed ADC (chip B) and measurement results comparison is summarized in Table 1 .
These measurement results show that by using our proposed architecture and radix value estimation algorithm, not only the required DC gain op-amp, but also the required matching accuracy of capacitors for the high-resolution ADC can be largely relaxed. Our approach is suitable for current finer CMOS technologies.
Conclusion
We have designed and fabricated non-binary cyclic ADCs based on β expansion with a radix value estimation algorithm in 90-nm CMOS technology. The redundancy of the proposed ADC tolerates the conversion errors caused by coarse-accuracy devices and circuit components so that the circuit design can be greatly simplified. Measurement results demonstrate the validity of the proposed ADC architecture and the effectiveness of the proposed radix value estimation algorithm.
